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Abstract 
This paper describes the design of a Sigma-Delta modu- 
lator aimed for  A/D conversion in xDSL applications, fea- 
turing 14-bit@4Msample/s in a 0 . 3 5 ~ ”  mainstream digital 
CMOS technology. Architecture selection, modulator sizing 
and cell sizing tasks where supported by a CAD methodol- 
ogy, thus allowing us to obtain a power efJicient implemen- 
tation in a short design cycle. 
1. Introduction 
In many high-frequency applications (xDSL, video) the 
Nyquist AID converters are being replaced by oversampled 
ZA converters, whose reduced analog content makes them 
attractive for mainstream digital CMOS implementation. In 
these applications, increasing the signal bandwidth while 
maintaining an achievable sampling frequency implies the 
use of a moderate amount of oversampling, which requires 
either high-order filtering or multibit quantization at the 
modulator (ZAM) in order to keep resolution at an accept- 
able level. Unfortunately, both measures degrade the 
claimed robustness of the XA conversion: (a) Unlike 1st- and 
2nd-order loops, high-order ChMs are not unconditionally 
stable; and (b) for multi-bit quantization, the overall linearity 
is ultimately limited by that of the multibit DAC in the feed- 
back path. 
These insufficiencies have required the participation of 
correctionkalibration mechanisms that significantly 
involve the derived architectures [ 1 3 .  Within this category 
we find, for instance, multi-bit modulators using dynamic 
element matching (DEM) techniques or digital correction, 
or high-order loops stabilized by local resetting circuitry. In 
other approaches, the extra correctiodcalibration circuits 
can be eluded by the combined exploitation of some archi- 
tectural features and a more careful analog design. This is, 
for instance, the case of the cascade dual-quantization archi- 
tectures [ l ] .  Note that, in any case, the design of CAMS has 
become much more complex and some trite topics as 
“insensitivity to circuit imperfections”, “robustness” and 
“simple design” should be definitively forgotten. 
In this arena, the methodological issues are of prime 
importance for reaching an efficient implementation at the 
state-of-the-art performance edges in an acceptably short 
design cycle. As an answer to this necessity, a CAD meth- 
odology has been proposed for assisting the design of CAMS 
[2]. This paper uses that methodology for designing a 
4th-order 2-1-1 cascade multi-bit XAM featuring 
14bit@4MSample/s aimed for xDSL applications. This 
modulator has been implemented in a 0.35ym mainstream 
digital CMOS technology with the objective of minimum 
power consumption. Architecture selection, modulator siz- 
ing and cell sizing were supported and optimized by CAD 
tools, while the full-custom layout was done manually. 
2. CAD methodology 
Fig.1 shows a block diagram of the methodology used 
and already described in [ 2 ] .  It is supported by three CAD 
tools whose major features are summarized here for com- 
pleteness: 
SDOFT is a synthesis tool for CAMS that allows archi- 
tecture exploration and optimized transmission of the 
converter specifications down to those of the building 
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Fig. 1: Block diagram of the.design methodology 
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blocks. This process is accomplished by combining an 
equation data base and a statistic optimizer. 
ASIDES is a time-domain simulator based on detailed 
behavioral models of the building blocks. 
FRIDGE is a tool for optimum sizing of IC basic cells, 
based on electrical simulation and on the same optimizer 
used in SDOPT. 
The way these tools are combined for assisting the design 
H,(Z) = (1 - z - ' ) ~  
of the modulator presented here is described next. 
3. Architectural features 
As stated before, a crucial aspect toward an efficient 
high-frequency XAM is the reduction of the oversampling 
ratio required to attain certain resolution. Among the archi- 
tectural alternatives, the so-called cascade (MASH) 
multi-bit XAMs are particularly interesting because they 
produce stable high-order noise shaping - by cascading 
unconditionally stable 2nd- and 1st-order loops, and robust 
multi-bit operation - by including a multi-bit quantizer only 
in the last stage, where the errors associated to the corre- 
sponding multi-bit DAC can be largely attenuated at the 
modulator output. Because of these architectural features, 
neither correctionkalibration nor stabilization techniques 
are required, thus simplifying as much as possible the 
design. The price to pay for these simplifications is the 
necessity of a more careful design of the building blocks. 
However, as we shown here, these difficulties can be afforded 
by a proper design methodology, where the effect of the 
non-idealities is accounted for and controlled. 
Several cascade multibit CAMS have been reported: a 
3rd-order 2-1 cascade (2-lmb) [3], a 4th-order 2-2 cascade 
(2-2mb) [4], and a 4th-order 2-1-1 cascade (2-12mb) [ 5 ] .  As 
shown in [SI, while in the 2-lmb and 2-2mb architectures 
the in-band power of the DAC-induced error is attenuated 
by M 5  (with M being the oversampling ratio), i t  is attenu- 
ated by M7 in the 2-12mb, which considerably reduces the 
sensitivity of the latter to the DAC non-linearity and simpli- 
fies its design. 
Fig.2 shows the 2- 1 *mb cascade CAM. The values of the 
Hi(z) filters and coefficient in the digital part are shown in 
Table 1. In practice, the following considerations must be 
taken into account regarding the selection of the integrator 
weights in Fig.2: (a) The level of the signal transferred from 
one stage to the next in the cascade must be low enough to 
avoid overloading the latter; (b) The output swing required 
for the integrators, must be physically achievable given the 
limitation of the supply voltages; (c) Digital coefficient d ,  , 
which amplify the last-stage quantization error power, 
should be as small as possible. After extensive simulation 
with ASIDES, the set of coefficients fulfilling the previous 
considerations has been derived: g, = g,' = 0.25, 
g, = 1 ,  g,' = 0.5, g, = 1 ,  g3' = g3" = 0.5, g, = 2 ,  
g,' = g," = 1; and consequently do = -1 , d,  = 2 ,  
g," d, = - 
g1g2g3g4 
Fig. 2: 4th-order 2- 1 - 1 cascade multibit X M ( 2 -  1 ,mb) 
TABLE 1: Digital transfer functions and relationships 
for the 2-l2 ZAM. 
Digital [ DigitaVAnalog I Analog 
'\-, -. -i .. 
H3(2)=z-1 I d2 = 0 lg,' = g3"g4' 
d ,  = 0 ,  d, = 2 .  With these values the output swing 
requirement is reduced to only the reference voltages. In 
addition, the last-stage quantization error is amplified by 
d, = 2 .  This means a systematic loss of resolution of only 
6dB ( 1  bit) respect to the ideal case. As an extension of the 
former to one more order, a 5th-order 2-1-1-1 cascade 
multi-bit ZAM (2-13mb) has been presented in [6] that aug- 
ments the attenuation of the last-stage DAC errors up to 
M 9 ,  while preserving its small systematic loss. Another 
5th-order multibit cascade that can be considered, a 
2-2-lmb CAM, is discarded at this point because the set of 
coefficients required to avoid overloading lead to an ampli- 
fication of the last-stage quantization error by a factor 8 
(3bit systematic loss). The same applies to the 2-2-2 cas- 
cade. For these modulator the systematic loss can be 
reduced by including multi-bit quantization in all stages [7], 
but this further complicates the design due to the need of 
DEM techniques to attenuate the effect of the multi-bit DAC 
non-linearity. According to the previous discussion, we will 
limit the architecture choices to the 2-12mb and to the 
2-13mb ems. 
4. Influence of circuit imperfections 
Table 2 summarizes the non-idealities analyzed and 
implemented in SDOPT and ASIDES, together with their 
impact on the modulator performance. Out of these, integra- 
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tor leakage (due to the finite opamp open-loop DC gain) and 
weight mismatching are the most degrading non-idealities 
for the cascade U M s .  Both result in an incomplete cancel- 
lation of the quantization error of the former stages that cor- 
rupts the modulator DR . 
TABLE 2: Non-idealities covered in SDOPT and ASIDES 
‘0- 
9<!  1 offset (quantization noise. 
Quantizers/ I Non-linearity, I Distortion, extra 
l l < ; ’ ‘  , , 
*I 
/‘ 
’ 
1 DACs (gain error, offset (quantization error 
Analysis shows that the extra in-band error power due to 
these non-idealities is: 
where A, stands for the opamp DC-gain, refers to 
mismatching in weights g , , g 2 ,  g 3  and g3” , and 
CY: = A2/12 is  the quantization error power of a sin- 
gle-bit quantizer. These extra error power may eventu- 
ally mask the benefit of using multi-bit quantization, 
thus imposing a limit to  the maximum useful resolu- 
tion in the last-stage quantizer. SDOPT and ASIDES 
have been used to evaluate this limit. Fig.3 shows the 
effective resolution of the 2- 1 2mb and 2- 1 3mb modula- 
tors when varying the last-stage quantizer resolution 
B ,  with M acting as a parameter (depicted over each 
curve). T h e  thick solid line is intended to  grossly esti- 
mate the limit, over which, increasing B would not fur- 
ther improve the modulator DR. Nevertheless, 
resolutions below this limit are enough to significantly 
relax the circuit requirements with respect to  single-bit 
approaches. 
By including the dynamic requirement in the integrators, 
it is possible to make an estimation of the power consump- 
tion associated to the [ M ,  B ]  pairs in Fig.3 and use this cri- 
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Fig. 3: Modulator resolution vs. last-quantizer resolution 
for: (a) 2-12mb XAh4 and (b) 2-13mb CAM. (A, = 2500, 
weight mismatch (S = 0.1 %, and DAC INL = 0.4% FS) 
terion for automatic architecture selection. Our results show 
that the minimum power dissipation can be achieved with 
M = 1 6 , B  = 4 forthe2-12mbandM = 1 4 , B  = 3 for 
the 2- 13mb modulator. Fig.4 shows the effective resolution 
estimated using ASIDES as a function of the mismatching 
in integrator weights, with typical values of the amplifier 
gain and last-stage DAC non-linearity. Note that the sensi- 
tivity to mismatch is significantly larger in the 2-13mb mod- 
ulator than in the 2-12mb; while the latter can afford up to 
0.3%, the performance of the former drops below 14bit for 
5 12.0 ~ ’ 11.5 2-12mb with M = 16, B = 4 m2-13mbwithM= 1 4 , B = 3  
0.01 0.1 1 
Weight mismatch, (S (%) 
\ 
Fig. 4: Simulated resolution as a function of the integrator 
weight mismatching (A, = 2500, DAC INL = 0.4% FS) 
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(T larger than 0.1%. This is a crucial aspect due to the 
absence of double poly capacitors in the intended technol- 
ogy. According to the measurements performed on 
multi-metal capacitors, their matching is not better than 
0.2%, which obligates to discard the 2-1’mb architecture for 
this application. 
5. Switched-capacitor implementation 
The transmission of the specifications of the 2-12mb 
modulator down to those of its building blocks has been per- 
formed using SDOPT. Table 3 summarizes the circuit 
requirements providing 14bit@4MS/s. The contributions to 
the in-band error power are also shown. Note that it is dom- 
inated by quantization (-85dB). This includes the effect of 
integrator leakage and weights mismatch. The unitary 
capacitor value (0.5pF) is set according to thermal noise and 
dynamic considerations. Both error powers are well below 
the limit imposed by the modulator resolution. 
Fig.5 shows the fully-differential SC implementation of 
the 2-12mb a. A single-bit quantizer (comparator) at the 
2- 1 2mb 
16 
64MHz 
f 2 V  
0 S p F  
0.5pF 
0.12% 
25ppmN 
20% 
250R 
68dB 
20%V2 
2.5mAN 
f0.95mA 
f 2 V  
30mV 
4bit 
0.4%FS 
87.2dB 
14.2bit 
-85.0dB 
-94.8dB 
-96.9dB 
-99.4dB 
TABLE 3: Modulator sizing results 
- 
SPECS: 14bit@4MS/s@ l . lVp  
~~ 
Modulator 
Integrators 
Opamps 
:om parator! 
AAYA 
Converter 
Oversampling ratio 
Sampling frequency 
Reference voltages 
Sampling capacitor 
Unitary capacitor 
Sigma 
Capacitor non-linearity I 
Bottom parasitic capacitor 
Switch ON-resistance 5 
DC-gain 
DC-gain non-linearity 5 
Transconductance 2 
Maximum output current i 
Output swing 2 
Hysteresis 2 
Dynamic range 
Resolution 
Non-linearity (INL) 2 
Quantization noise 
Thermal noise 
Incomplete settling noise 
Harmonic distortion 
end of the first stage, together with two AND gates, pro- 
vides the feedback signals A l , B ,  to switch the integrator 
sampling capacitors to either V,+ = +1V or V,.- = -lV. Since 
the circuit is fully differential, the resulting reference volt- 
ages are f 2 V .  The second stage and third stages have 
two-branch integrators. The last integrator drives a pro- 
grammable ADC whose resolution can be switched among 
2, 3, and 4bit, for model fine-tuning purposes. 
The requirements in Table 3 for the integrator and the 
amplifier apply only to the first integrator in the cascade. 
Some specifications, as amplifier DC-gain and dynamics, 
can be relaxed for the second, third, and fourth integrator, 
because their in-band error power contributions are attenu- 
ated by increasing powers of M. The same applies for ther- 
mal noise, which allows reduction of the unitary capacitor 
to 0.25pF for these integrators, which further relaxes their 
dynamic requirements. ASIDES has been used for fine-tun- 
ing the specifications of these blocks. For instance, DC gain 
requirement was reduced to 62dB, 54dB and 54dB for OA2, 
3 and 4, respectively. 
v,t v,- v,tA?-- 
I 
Fig. 5: SC implementation of the 2-12mb CAM &-;: b,, - 
A2 4VD/A- 
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The diversity of specifications recommends a dedicated 
design for each amplifier to avoid over-sizing and optimize the 
power consumption. This task does not imply a significant time 
penalty due to the use of the basic cell optimizer FRIDGE. A 
two-stage architecture, was selected for OAl in order to fulfil 
its DC-gain requirement. It uses a telescopic first stage and 
Miller compensation. A single-stage folded-cascode OTA, has 
been used in OA2,OA3, and OA4 -enough to accomplish their 
medium-, low-DC-gain requirements. The common-mode 
feedback nets are of dynamic type for all amplifiers, because it  
yields smaller power consumption than static ones. 
Comparators at the end of the first and second stages of the 
CAM demand a low resolution time, while hysteresis as large 
as 30mV can be tolerated. This recommends the use a dynamic 
comparator based on a regenerative latch, with no need of a 
pre-amplifying stage. Given the low sensitivity of the 2-12mb 
architecture to the imperfections of the las-stage AID and D/A 
conversion, a simple design consisting of a 4bit fully-differen- 
tial flash ADC (with an programmable output code) driving a 
poly-resistor ladder DAC was adopted. 
The modulator has been extensively evaluated in ASIDES, 
including the non-idealities derived from the final implementa- 
tion of the building blocks. Fig.6 shows the sig- 
nal-to-(noise+distortion)-ratio SNDR of the modulator as a 
function of the input level, when operating with M = 16 and 
B = 4 .  For these parameters a DR of 85.5dB is achieved. 
Additional programable operation modes and achieved resolu- 
tions are also depicted. 
Fig.7 shows the layout of the prototype fabricated in a 
0.35pm CMOS digital technology with epi conductive sub- 
strate. Its occupies 1.32mm2 without pads and consumes 
78.3mW: 60.2mW for the analog blocks, 4.5mW for the digital 
part, and 13.6mW for the output drivers. Fig.8 shows the mea- 
sured output spectrum of the complete modulator and those 
corresponding to the first stage (2nd-order) and to the combi- 
nation of the first and second stages (3rd-order). Note the 
increase in the order of the shaping of the quantization noise. 
This shaping has almost disappeared in the spectrum corre- 
sponding to the complete modulator most probably because of 
the presence of switching noise as shown by a quick increase 
of the noise floor with the clock frequency. The switching noise 
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Fig. 6: Simulated SNDR curves for different M,B pairs 
Fig. 7: Layout of the 2- 1 2mb ZAM 
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Fig. 8: Measured spectra 
(mainly that generated in the output buffers) is coupled to the 
whole chip due to the conductive nature of the deep substrate 
in the epi technology used. As stated in [8], no protection is 
actually effective at the layout level. Because of that, we are 
now revising our test set-up to reduce this noise at the board 
level. For the moment, the measured dynamic range is 81dB 
clocking at 35.2MHz (2.2-MS/s digital output rate) and 74.5dB 
at 64-MHz clock frequency (4-MWs digital output rate). A 
more detailed description of the measurements will be pre- 
sented at the conference. 
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